All Products

View All >>

SN74LV74ADR

2V~5.5V 140MHz D-Type Flip Flop DUAL 74LV74 14 Pins 20μA 74LV Series 14-SOIC (0.154, 3.90mm Width)

Manufacturer: Texas Instruments
Origchip NO: 815-SN74LV74ADR
Package: 14-SOIC (0.154, 3.90mm Width)
Datasheet: -
Stock: 407
Description: 2V~5.5V 140MHz D-Type Flip Flop DUAL 74LV74 14 Pins 20μA 74LV Series 14-SOIC (0.154, 3.90mm Width)(Kg)

Purchase & Inquiry

Transport

Purchase

You may place an order without registering to XINJIADA.
We strongly suggest you sign in before purchasing as you can track your order in real time.

Means of Payment

For your convenience, we accept multiple payment methods in USD, including PayPal, Credit Card, and wire transfer.

RFQ (Request for Quotations)

It is recommended to request for quotations to get the latest prices and inventories about the part.
Our sales will reply to your request by email within 24 hours.

IMPORTANT NOTICE

1. You'll receive an order information email in your inbox. (Please remember to check the spam folder if you didn't hear from us).
2. Since inventories and prices may fluctuate to some extent, the sales manager is going to reconfirm the order and let you know if there are any updates.

Shipping Cost

Shipping starts at $40, but some countries will exceed $40. For example (South Africa, Brazil, India, Pakistan, Israel, etc.)
The basic freight (for package ≤0.5kg or corresponding volume) depends on the time zone and country.

Shipping Method

Currently, our products are shipped through DHL, FedEx, SF, and UPS.

Delivery Time

Once the goods are shipped, estimated delivery time depends on the shipping methods you chose:

FedEx International, 5-7 business days.

The following are some common countries' logistic time.
transport

Details

Tags

Parameters
Propagation Delay	17.5 ns
Turn On Delay Time	9.8 ns
Family	LV/LV-A/LVX/H
Logic Function	AND, D-Type, Flip-Flop
Current - Quiescent (Iq)	20μA
Current - Output High, Low	12mA 12mA
Number of Bits per Element	1
Max Propagation Delay @ V, Max CL	9.3ns @ 5V, 50pF
Trigger Type	Positive Edge
Input Capacitance	2pF
Clock Edge Trigger Type	Positive Edge
Max Frequency@Nom-Sup	45000000Hz
Height	1.75mm
Length	8.65mm
Width	3.91mm
Thickness	1.58mm
Radiation Hardening	No
RoHS Status	ROHS3 Compliant
Lead Free	Lead Free
Factory Lead Time	6 Weeks
Lifecycle Status	ACTIVE (Last Updated: 2 days ago)
Mount	Surface Mount
Mounting Type	Surface Mount
Package / Case	14-SOIC (0.154, 3.90mm Width)
Number of Pins	14
Weight	129.387224mg
Operating Temperature	-40°C~125°C TA
Packaging	Tape & Reel (TR)
Series	74LV
JESD-609 Code	e4
Pbfree Code	yes
Part Status	Active
Moisture Sensitivity Level (MSL)	1 (Unlimited)
Number of Terminations	14
ECCN Code	EAR99
Type	D-Type
Terminal Finish	Nickel/Palladium/Gold (Ni/Pd/Au)
Subcategory	FF/Latches
Packing Method	TR
Technology	CMOS
Voltage - Supply	2V~5.5V
Terminal Position	DUAL
Terminal Form	GULL WING
Peak Reflow Temperature (Cel)	260
Supply Voltage	2.5V
Base Part Number	74LV74
Function	Set(Preset) and Reset
Output Type	Differential
Polarity	Non-Inverting
Supply Voltage-Max (Vsup)	5.5V
Power Supplies	3.3V
Supply Voltage-Min (Vsup)	2V
Number of Circuits	2
Load Capacitance	50pF
Output Current	12mA
Clock Frequency	140MHz

SN74LV74ADR Overview

14-SOIC (0.154, 3.90mm Width)is the way it is packaged. A package named Tape & Reel (TR)includes it. As configured, the output uses Differential. Positive Edgeis the trigger it is configured with. The electronic part is mounted in the way of Surface Mount. The JK flip flop operates at a voltage of 2V~5.5V. A temperature of -40°C~125°C TAis considered to be the operating temperature. A flip flop of this type is classified as a D-Type. The FPGA belongs to the 74LV series. It should not exceed 140MHzin terms of its output frequency. During its operation, it consumes 20μA quiescent energy. A total of 14 terminations have been made. D latch belongs to the 74LV74 family. The power source is powered by 2.5V. Input capacitance of this device is 2pF farads. A device of this type belongs to the family of LV/LV-A/LVX/H. Surface Mount mounts this electronic component. 14pins are included in its design. A Positive Edgeclock edge trigger is used in this device. The part you are looking for is included in FF/Latches. Vsup reaches 5.5V, the maximal supply voltage. For normal operation, the supply voltage (Vsup) should be above 2V. 2 circuits are used to achieve its superior flexibility. This D flip flop is well suited for TR based on its reliable performance. A total of 3.3V power supplies are needed to run it. In addition to its maximum design flexibility, the output current of the T flip flop is 12mA.