All Products

SN74ALVCH16901DGGR

SN74ALVCH16901DGGR datasheet pdf and Logic - Universal Bus Functions product details from Texas Instruments stock available at XINJIADA

Manufacturer: Texas Instruments
Origchip NO: 815-SN74ALVCH16901DGGR
Package: 64-TFSOP (0.240, 6.10mm Width)
Datasheet: -
Stock: 641
Description: SN74ALVCH16901DGGR datasheet pdf and Logic - Universal Bus Functions product details from Texas Instruments stock available at XINJIADA(Kg)

Purchase & Inquiry

Transport

Purchase

You may place an order without registering to XINJIADA.
We strongly suggest you sign in before purchasing as you can track your order in real time.

Means of Payment

For your convenience, we accept multiple payment methods in USD, including PayPal, Credit Card, and wire transfer.

RFQ (Request for Quotations)

It is recommended to request for quotations to get the latest prices and inventories about the part.
Our sales will reply to your request by email within 24 hours.

IMPORTANT NOTICE

1. You'll receive an order information email in your inbox. (Please remember to check the spam folder if you didn't hear from us).
2. Since inventories and prices may fluctuate to some extent, the sales manager is going to reconfirm the order and let you know if there are any updates.

Shipping Cost

Shipping starts at $40, but some countries will exceed $40. For example (South Africa, Brazil, India, Pakistan, Israel, etc.)
The basic freight (for package ≤0.5kg or corresponding volume) depends on the time zone and country.

Shipping Method

Currently, our products are shipped through DHL, FedEx, SF, and UPS.

Delivery Time

Once the goods are shipped, estimated delivery time depends on the shipping methods you chose:

FedEx International, 5-7 business days.

The following are some common countries' logistic time.
transport

Details

Tags

Parameters
Mounting Type	Surface Mount
Package / Case	64-TFSOP (0.240, 6.10mm Width)
Surface Mount	YES
Operating Temperature	-40°C~85°C
Packaging	Cut Tape (CT)
Series	74ALVCH
JESD-609 Code	e4
Pbfree Code	yes
Part Status	Discontinued
Moisture Sensitivity Level (MSL)	1 (Unlimited)
Number of Terminations	64
ECCN Code	EAR99
Terminal Finish	Nickel/Palladium/Gold (Ni/Pd/Au)
Additional Feature	WITH INDEPENDENT OUTPUT ENABLE FOR EACH DIRECTION
HTS Code	8542.39.00.01
Subcategory	Bus Driver/Transceiver
Packing Method	TR
Technology	CMOS
Voltage - Supply	1.65V~3.6V
Terminal Position	DUAL
Terminal Form	GULL WING
Peak Reflow Temperature (Cel)	260
Number of Functions	2
Supply Voltage	1.8V
Terminal Pitch	0.5mm
Time@Peak Reflow Temperature-Max (s)	NOT SPECIFIED
Base Part Number	74ALVCH16901
Pin Count	64
JESD-30 Code	R-PDSO-G64
Qualification Status	Not Qualified
Supply Voltage-Max (Vsup)	3.6V
Power Supplies	3.3V
Supply Voltage-Min (Vsup)	1.65V
Number of Circuits	18-Bit
Load Capacitance	50pF
Number of Ports	2
Number of Bits	9
Family	ALVC/VCX/A
Output Characteristics	3-STATE
Current - Output High, Low	24mA 24mA
Logic Type	Universal Bus Transceiver
Output Polarity	TRUE
Max I(ol)	0.024 A
Prop. Delay@Nom-Sup	4.4 ns
Trigger Type	POSITIVE EDGE
Propagation Delay (tpd)	6.4 ns
Control Type	INDEPENDENT CONTROL
Power Supply Current-Max (ICC)	0.04mA
Count Direction	BIDIRECTIONAL
Translation	N/A
Height Seated (Max)	1.2mm
Length	17mm
Width	6.1mm
RoHS Status	ROHS3 Compliant

SN74ALVCH16901DGGR Overview

It is embedded in the 64-TFSOP (0.240, 6.10mm Width) package. Cut Tape (CT) is how it's packaged. 18-Bit circuits are used to achieve its superior flexibility. There is a logic type Universal Bus Transceiver associated with this electrical device. In this case, the electronic part is mounted in the direction of Surface Mount. It is recommended that the operating temperature be higher than -40°C~85°C. The High/Low output current of 24mA 24mA makes it feature maximum design flexibility. The 74ALVCH series contains this type of FPGA. Using 1.65V~3.6V as a supply voltage, it operates. The 74ALVCH16901 family includes it. Transmission lines can be terminated with 64 terminations by using a device that matches the characteristic impedance. Keeping the supply voltage above 1.8V is necessary for normal operation of the device. The pin count is 64. It is designed with 9 Bits. The 2 termination is a practice in which a transmission line is terminated with an impedance matching device at the end of the line in order to match the characteristic impedance of the line. In the family of ALVC/VCX/A devices, this electronic device belongs. It reaches 3.6V when the maximum supply voltage (Vsup) is reached. In general, Vsup should be higher than 1.65V. Power is provided by 3.3V power supplies. In the configuration, it uses the trigger POSITIVE EDGE to trigger the event. The device's reliability makes it well suited for TR. Furthermore, it has the characteristic of WITH INDEPENDENT OUTPUT ENABLE FOR EACH DIRECTION as well. It is part of the Bus Driver/Transceiver package, which is included in the price.