All Products

View All >>

MM74HC374WMX

2V~6V 35MHz 8 Bit D-Type Flip Flop DUAL 74HC374 20 Pins 74HC Series 20-SOIC (0.295, 7.50mm Width)

Manufacturer: ON Semiconductor
Origchip NO: 598-MM74HC374WMX
Package: 20-SOIC (0.295, 7.50mm Width)
Datasheet: PDF
Stock: 773
Description: 2V~6V 35MHz 8 Bit D-Type Flip Flop DUAL 74HC374 20 Pins 74HC Series 20-SOIC (0.295, 7.50mm Width)(Kg)

Purchase & Inquiry

Transport

Purchase

You may place an order without registering to XINJIADA.
We strongly suggest you sign in before purchasing as you can track your order in real time.

Means of Payment

For your convenience, we accept multiple payment methods in USD, including PayPal, Credit Card, and wire transfer.

RFQ (Request for Quotations)

It is recommended to request for quotations to get the latest prices and inventories about the part.
Our sales will reply to your request by email within 24 hours.

IMPORTANT NOTICE

1. You'll receive an order information email in your inbox. (Please remember to check the spam folder if you didn't hear from us).
2. Since inventories and prices may fluctuate to some extent, the sales manager is going to reconfirm the order and let you know if there are any updates.

Shipping Cost

Shipping starts at $40, but some countries will exceed $40. For example (South Africa, Brazil, India, Pakistan, Israel, etc.)
The basic freight (for package ≤0.5kg or corresponding volume) depends on the time zone and country.

Shipping Method

Currently, our products are shipped through DHL, FedEx, SF, and UPS.

Delivery Time

Once the goods are shipped, estimated delivery time depends on the shipping methods you chose:

FedEx International, 5-7 business days.

The following are some common countries' logistic time.
transport

Details

Tags

Parameters
Factory Lead Time	4 Weeks
Lifecycle Status	ACTIVE (Last Updated: 3 days ago)
Mount	Surface Mount
Mounting Type	Surface Mount
Package / Case	20-SOIC (0.295, 7.50mm Width)
Number of Pins	20
Weight	801mg
Operating Temperature	-40°C~85°C TA
Packaging	Tape & Reel (TR)
Published	2009
Series	74HC
JESD-609 Code	e3
Pbfree Code	yes
Part Status	Active
Moisture Sensitivity Level (MSL)	1 (Unlimited)
Number of Terminations	20
ECCN Code	EAR99
Type	D-Type
Terminal Finish	TIN (SN)
Subcategory	FF/Latches
Packing Method	TR
Technology	CMOS
Voltage - Supply	2V~6V
Terminal Position	DUAL
Terminal Form	GULL WING
Supply Voltage	4.5V
Base Part Number	74HC374
Function	Standard
Output Type	Tri-State, Non-Inverted
Number of Elements	1
Polarity	Non-Inverting
Supply Voltage-Max (Vsup)	6V
Power Supplies	2/6V
Supply Voltage-Min (Vsup)	2V
Number of Channels	8
Load Capacitance	50pF
Number of Ports	2
Number of Bits	8
Clock Frequency	35MHz
Propagation Delay	230 ns
Quiescent Current	8μA
Turn On Delay Time	20 ns
Family	HC/UH
Logic Function	D-Type, Flip-Flop
Current - Output High, Low	7.8mA 7.8mA
Max I(ol)	0.006 A
Max Propagation Delay @ V, Max CL	40ns @ 6V, 150pF
Trigger Type	Positive Edge
Input Capacitance	5pF
Number of Output Lines	3
Clock Edge Trigger Type	Positive Edge
Max Frequency@Nom-Sup	24000000Hz
Height	2.35mm
Length	13mm
Width	7.6mm
Radiation Hardening	No
RoHS Status	ROHS3 Compliant
Lead Free	Lead Free

MM74HC374WMX Overview

The flip flop is packaged in a case of 20-SOIC (0.295, 7.50mm Width). It is contained within the Tape & Reel (TR)package. There is a Tri-State, Non-Invertedoutput configured with it. It is configured with a trigger that uses Positive Edge. There is an electric part mounted in the way of Surface Mount. It operates with a supply voltage of 2V~6V. The operating temperature is -40°C~85°C TA. The type of this D latch is D-Type. It is a type of FPGA belonging to the 74HC series. It should not exceed 35MHzin terms of its output frequency. D latch consists of 1 elements. 20terminations have occurred. D latch belongs to the 74HC374 family. Power is supplied from a voltage of 4.5V volts. This JK flip flop has a 5pFfarad input capacitance. In this case, the D flip flop belongs to the HC/UHfamily. Electronic part Surface Mountis mounted in the way. Basically, it is designed with a set of 20 pins. There is a clock edge trigger type of Positive Edgeon this device. It is included in FF/Latches. This flip flop is designed with 8 Bits. As soon as 6Vis reached, Vsup reaches its maximum value. The supply voltage (Vsup) should be kept above 2V for normal operation. Due to its reliability, this T flip flop is well suited for TR. It runs on 2/6Vvolts of power. The flip flop contains 2ports. There are 3 output lines in this JK flip flop. It consumes 8μA of quiescent current without being affected by external factors. There are 8 channels available.