All Products

View All >>

LC5768MV-75FN256C

1mm PMIC ispXPLD? 5000MV Series LC5768 256 Pin 200MHz 3.3V 256-BGA

Manufacturer: Lattice Semiconductor Corporation
Origchip NO: 477-LC5768MV-75FN256C
Package: 256-BGA
Datasheet: PDF
Stock: 150
Description: 1mm PMIC ispXPLD? 5000MV Series LC5768 256 Pin 200MHz 3.3V 256-BGA (Kg)

Purchase & Inquiry

Transport

Purchase

You may place an order without registering to XINJIADA.
We strongly suggest you sign in before purchasing as you can track your order in real time.

Means of Payment

For your convenience, we accept multiple payment methods in USD, including PayPal, Credit Card, and wire transfer.

RFQ (Request for Quotations)

It is recommended to request for quotations to get the latest prices and inventories about the part.
Our sales will reply to your request by email within 24 hours.

IMPORTANT NOTICE

1. You'll receive an order information email in your inbox. (Please remember to check the spam folder if you didn't hear from us).
2. Since inventories and prices may fluctuate to some extent, the sales manager is going to reconfirm the order and let you know if there are any updates.

Shipping Cost

Shipping starts at $40, but some countries will exceed $40. For example (South Africa, Brazil, India, Pakistan, Israel, etc.)
The basic freight (for package ≤0.5kg or corresponding volume) depends on the time zone and country.

Shipping Method

Currently, our products are shipped through DHL, FedEx, SF, and UPS.

Delivery Time

Once the goods are shipped, estimated delivery time depends on the shipping methods you chose:

FedEx International, 5-7 business days.

The following are some common countries' logistic time.
transport

Details

Tags

Parameters
Base Part Number	LC5768
Pin Count	256
Operating Supply Voltage	3.3V
Programmable Type	In System Programmable
Max Supply Voltage	3.6V
Min Supply Voltage	3V
Operating Supply Current	40mA
Number of I/O	193
Nominal Supply Current	40mA
RAM Size	48kB
Memory Type	EEPROM, SRAM
Propagation Delay	7.5 ns
Turn On Delay Time	7.5 ns
Number of Logic Elements/Cells	24
Number of Programmable I/O	176
Output Function	MACROCELL
Number of Macro Cells	768
JTAG BST	YES
Voltage Supply - Internal	3V~3.6V
Height Seated (Max)	2.1mm
Length	17mm
Width	17mm
Radiation Hardening	No
RoHS Status	RoHS Compliant
Lead Free	Lead Free
Mount	Surface Mount
Mounting Type	Surface Mount
Package / Case	256-BGA
Number of Pins	256
Operating Temperature	0°C~90°C TJ
Packaging	Tray
Published	2000
Series	ispXPLD® 5000MV
JESD-609 Code	e1
Pbfree Code	yes
Part Status	Obsolete
Moisture Sensitivity Level (MSL)	3 (168 Hours)
Number of Terminations	256
ECCN Code	EAR99
Terminal Finish	Tin/Silver/Copper (Sn/Ag/Cu)
Additional Feature	YES
HTS Code	8542.39.00.01
Subcategory	Programmable Logic Devices
Technology	CMOS
Terminal Position	BOTTOM
Terminal Form	BALL
Peak Reflow Temperature (Cel)	250
Supply Voltage	3.3V
Terminal Pitch	1mm
Frequency	200MHz
Time@Peak Reflow Temperature-Max (s)	40

LC5768MV-75FN256C Overview

A mobile phone network consists of 768macro cells, which are radio coverage cells served by a high-power cell site (tower, antenna or mast).It is contained in package [0].There are 193 I/Os on the board.256terminations have been programmed into the device.This electrical component has a terminal position of 0.Power is supplied by a voltage of 3.3V volts.This part is part of the family [0].It is recommended that the chip be packaged by Tray.The device operates at a temperature of 0°C~90°C TJin order to ensure its reliability.Chips should be mounted by Surface Mount.The ispXPLD? 5000MVseries comprises this type of FPGA.It has 256pins programmed.When using this device, YESis also available.The LC5768shows its related parts.It is recommended that the supply voltage be kept at 3.3Vto maximize efficiency.It is recommended to store data in [0].This electronic part is mounted in the way of Surface Mount.The pins are [0].A maximum supply voltage of 3.6Vis used in its operation.It operates with the minimal supply voltage of 3V.There are 176 programmable I/Os, which are method of data transmissions, via input/output (I/O), between a central processing unit (CPU) and a peripheral device, such as a network adapter or a Parallel ATA storage device. There is 200MHz frequency that can be achieved.Fundamental building blocks consist of 24logic elements/cells.