All Products

View All >>

LC4064ZC-75T100E

0.5mm PMIC ispMACH? 4000Z Series LC4064 100 Pin 1.8V 100-LQFP

Manufacturer: Lattice Semiconductor Corporation
Origchip NO: 477-LC4064ZC-75T100E
Package: 100-LQFP
Datasheet: PDF
Stock: 148
Description: 0.5mm PMIC ispMACH? 4000Z Series LC4064 100 Pin 1.8V 100-LQFP (Kg)

Purchase & Inquiry

Transport

Purchase

You may place an order without registering to XINJIADA.
We strongly suggest you sign in before purchasing as you can track your order in real time.

Means of Payment

For your convenience, we accept multiple payment methods in USD, including PayPal, Credit Card, and wire transfer.

RFQ (Request for Quotations)

It is recommended to request for quotations to get the latest prices and inventories about the part.
Our sales will reply to your request by email within 24 hours.

IMPORTANT NOTICE

1. You'll receive an order information email in your inbox. (Please remember to check the spam folder if you didn't hear from us).
2. Since inventories and prices may fluctuate to some extent, the sales manager is going to reconfirm the order and let you know if there are any updates.

Shipping Cost

Shipping starts at $40, but some countries will exceed $40. For example (South Africa, Brazil, India, Pakistan, Israel, etc.)
The basic freight (for package ≤0.5kg or corresponding volume) depends on the time zone and country.

Shipping Method

Currently, our products are shipped through DHL, FedEx, SF, and UPS.

Delivery Time

Once the goods are shipped, estimated delivery time depends on the shipping methods you chose:

FedEx International, 5-7 business days.

The following are some common countries' logistic time.
transport

Details

Tags

Parameters
Mount	Surface Mount
Mounting Type	Surface Mount
Package / Case	100-LQFP
Number of Pins	100
Operating Temperature	-40°C~130°C TJ
Packaging	Tray
Published	2000
Series	ispMACH® 4000Z
JESD-609 Code	e0
Pbfree Code	no
Part Status	Obsolete
Moisture Sensitivity Level (MSL)	3 (168 Hours)
Number of Terminations	100
ECCN Code	EAR99
Terminal Finish	Tin/Lead (Sn/Pb)
Additional Feature	YES
Subcategory	Programmable Logic Devices
Technology	CMOS
Terminal Position	QUAD
Terminal Form	GULL WING
Peak Reflow Temperature (Cel)	240
Supply Voltage	1.8V
Terminal Pitch	0.5mm
Reach Compliance Code	not_compliant
Time@Peak Reflow Temperature-Max (s)	30
Base Part Number	LC4064
Pin Count	100
Qualification Status	Not Qualified
Operating Supply Voltage	1.8V
Programmable Type	In System Programmable
Max Supply Voltage	1.9V
Min Supply Voltage	1.6V
Operating Supply Current	80μA
Number of I/O	64
Nominal Supply Current	80μA
Memory Type	EEPROM
Propagation Delay	7.5 ns
Number of Logic Elements/Cells	4
Max Frequency	250MHz
Number of Programmable I/O	484
Output Function	MACROCELL
Number of Macro Cells	64
JTAG BST	YES
Number of Dedicated Inputs	10
Voltage Supply - Internal	1.7V~1.9V
Delay Time tpd(1) Max	7.5ns
Height Seated (Max)	1.6mm
RoHS Status	Non-RoHS Compliant
Lead Free	Lead Free

LC4064ZC-75T100E Overview

A mobile phone network consists of 64macro cells, which are radio coverage cells served by a high-power cell site (tower, antenna or mast).The item is enclosed in a 100-LQFP package.The device is programmed with 64 I/O ports.Devices are programmed with terminations of [0].The terminal position of this electrical component is QUAD.The power supply voltage is 1.8V.There is a part included in Programmable Logic Devices.Package the chip by Tray.Due to its reliability, it is operated at a temperature of [0].It is recommended to mount the chip by Surface Mount.FPGAs belonging to the ispMACH? 4000Zseries contain this type of chip.Chips are programmed with 100 pins.It is also characterized by YES.In accordance with the [0], its related parts are listed.If high efficiency is desired, the supply voltage should be kept at [0].In order to store data, EEPROMis used.In this case, it is mounted by Surface Mount.The device is designed with pins [0].With a maximum supply voltage of [0], it operates.With a minimal supply voltage of [0], it operates.In total, there are 484programmable I/Os.There should be a lower maximum frequency than 250MHz.A total of 10dedicated inputs are available for detecting the status of input signals.The fundamental building block consists of 4logic elements/cells.