All Products

View All >>

EP20K600EFC672-3N

3.5mm mm FPGAs APEX-20KE? Series 672-BBGA 1mm mm 672

Manufacturer: Intel
Origchip NO: 386-EP20K600EFC672-3N
Package: 672-BBGA
Datasheet: PDF
Stock: 754
Description: 3.5mm mm FPGAs APEX-20KE? Series 672-BBGA 1mm mm 672 (Kg)

Purchase & Inquiry

Transport

Purchase

You may place an order without registering to XINJIADA.
We strongly suggest you sign in before purchasing as you can track your order in real time.

Means of Payment

For your convenience, we accept multiple payment methods in USD, including PayPal, Credit Card, and wire transfer.

RFQ (Request for Quotations)

It is recommended to request for quotations to get the latest prices and inventories about the part.
Our sales will reply to your request by email within 24 hours.

IMPORTANT NOTICE

1. You'll receive an order information email in your inbox. (Please remember to check the spam folder if you didn't hear from us).
2. Since inventories and prices may fluctuate to some extent, the sales manager is going to reconfirm the order and let you know if there are any updates.

Shipping Cost

Shipping starts at $40, but some countries will exceed $40. For example (South Africa, Brazil, India, Pakistan, Israel, etc.)
The basic freight (for package ≤0.5kg or corresponding volume) depends on the time zone and country.

Shipping Method

Currently, our products are shipped through DHL, FedEx, SF, and UPS.

Delivery Time

Once the goods are shipped, estimated delivery time depends on the shipping methods you chose:

FedEx International, 5-7 business days.

The following are some common countries' logistic time.
transport

Details

Tags

Parameters
Mounting Type	Surface Mount
Package / Case	672-BBGA
Surface Mount	YES
Operating Temperature	0°C~85°C TJ
Packaging	Tray
Series	APEX-20KE®
JESD-609 Code	e1
Part Status	Obsolete
Moisture Sensitivity Level (MSL)	3 (168 Hours)
Number of Terminations	672
ECCN Code	3A001.A.7.A
Terminal Finish	Tin/Silver/Copper (Sn/Ag/Cu)
HTS Code	8542.39.00.01
Subcategory	Field Programmable Gate Arrays
Technology	CMOS
Voltage - Supply	1.71V~1.89V
Terminal Position	BOTTOM
Terminal Form	BALL
Peak Reflow Temperature (Cel)	245
Supply Voltage	1.8V
Terminal Pitch	1mm
Reach Compliance Code	compliant
Time@Peak Reflow Temperature-Max (s)	40
Base Part Number	EP20K600
JESD-30 Code	S-PBGA-B672
Number of Outputs	500
Qualification Status	Not Qualified
Power Supplies	1.81.8/3.3V
Number of I/O	508
Clock Frequency	160MHz
Propagation Delay	2.92 ns
Number of Inputs	500
Programmable Logic Type	LOADABLE PLD
Number of Logic Elements/Cells	24320
Total RAM Bits	311296
Number of Gates	1537000
Number of LABs/CLBs	2432
Output Function	MACROCELL
Number of Dedicated Inputs	4
Height Seated (Max)	3.5mm
Length	27mm
Width	27mm
RoHS Status	RoHS Compliant

EP20K600EFC672-3N Overview

In the 672-BBGA package, you will find fpga chips. The LOADABLE PLD-series of FPGAs are composed of this type. A total of 508 I/Os allow data to be transferred in a more coherent manner. Logic blocks consist of 24320 logic elements/cells. Supply voltage is 1.8V volts. An FPGA part from the Field Programmable Gate Arrays family. An FPGA module can be attached to a development board with a Surface Mount-pin. This device is powered by a 1.71V~1.89V battery. This is a type of FPGA that is part of the APEX-20KE? series of FPGAs. While operating, the operating temperature should be kept within a range of 0°C~85°C TJ. In order to make this device as versatile as possible, there are 500 different outputs included. In order to save space, this FPGA model has been contained in Tray. The total number of terminations is 672. This device has 311296 RAM bits, which is the number of RAM bits that this device offers. In order to find related parts, you can use its base part number EP20K600. 2432 LABs/CLBs are integrated into this FPGA. It is powered by a 1.81.8/3.3V battery, which can be purchased separately. The basic building block of this system consists of 1537000 gates. It usually uses a crystal oscillating at a frequency of 160MHz in order to do its work. During the test period, 4 inputs are dedicated to being used as a means to detect the input signals' status.